Introduction: Closed-loop power control (CLPC) is a powerful tool to mitigate near-far problems in the reverse link of a CDMA system over fading channels. Thus far in the literature, most of the work addressing CLPC performance has relied on Monte-Carlo simulations because the feedback loop introduces nonlinearity limiting analytical approaches [1] . Although Song et al. present some analytical results in [2] , they assume ideal (but impractical) loop conditions, i.e. perfect channel estimation, a single power control group (PCG) delay, and a zero power control command bit (PCB) error probability. In this Letter, we extend the statistically linearisd method in [2] and present a rigorous analysis, including imperfect channel estimation, multiple PCG delays, and a nonzero PCB error probability.
System model: We consider the reverse link of a cellular CDMA system. Fig. 1 illustrates a typical CLPC block diagram under non-ideal conditions. Considering the additional delay of d A ! 1 PCG due to the processing delay and the round-trip delay [1] , the total power control loop delay would
where T p is the PCG period. To represent the PCB transmission error, the PCB is multiplied by a f n ¼ AE1 binary random variable with a specified error rate. The additive white Gaussian noise (AWGN) power is much smaller than the interference (intracell and intercell) power N and is neglected. Furthermore, N is assumed to be a stationary process (constant). The channel estimation error (unit dB) is defined as C n ¼ G n À Ĝ n , where G n is the power attenuation introduced by the fading, and Ĝ n is the estimated version. The subscript n denotes the index of the PCG in the CLPC loop. First, we assume the case of perfect channel estimation, C n ¼ 0 dB, i.e. G n ¼ Ĝ n , which later will be used as a benchmark. Let X n be the transmit power level of a mobile station (MS). For the nth PCG, the base station (BS) measures the received signal-to-interference ratio (SIR) (dB) G n ¼ X n þ G n À N from MS and compares it with the desired SIR threshold ratio G TH to generate a single PCB. If G n ! G TH , then the BS transmits a negative PCB for MS to decrease its transmitting power by the power control step size DdB for the next PCG interval. Otherwise, a positive PCB is transmitted to increase the power by DdB. Therefore, the state equation for the CLPC can be written as:
where U n is the PCB with values of AE D (dB), and C (Á) denotes the signum function [2] . The nonlinear portion of the CLPC is illustrated by dashed lines in Fig. 1 . The power control error Z n can be modelled as a Gaussian random variable (a lognormal random variable in a linear scale) which has a zero-mean and variance of s 2 c [1, 2] . The nonlinear part with a two-level Gaussian quantiser can be well approximated linearly with both a gain component and an additive noise component [2, p. 280] . Hence, the received PCB signal U n ¼ DC (Z n )f n at an MS is given as Û n ¼ gZ n þ W n , where g and W n denote the gain component and the linear approximation error, respectively. W n is modelled as a Gaussian random variable with zero-mean and variance of s W 2 and independent of Z n . Hereinafter, we drop the subscript n of all random variables for the sake of notational convenience.
The mean square error (MSE) is given by MSE ¼ E{(UÀgZ)
The optimum g* (in terms of minimising MSE) is given by g* ¼ p 2=pD(1 À 2p)=s Z , where P(f ¼ À1) ¼ p is the PCB error probability. The variance of W is then obtained as
The input to the CLPC in Fig. 1 is redefined as Y ¼ G TH À G þ N for the convenience of analytical derivation. We can now define the variance of power control error Z as
where S Y (e Àjo ) represents the power spectral density of input Y, which follows Jakes' model in our case [3] . Here, the frequency transfer function from the input Y to Z, i.e. H Y,Z (e Àjw ) and the frequency transfer function from the input W to Z H W,Z (e Àjw ) are defined, respectively, as
Àjw þ g*e Àjwd ). Now, we turn our attention to the case of imperfect channel estimation, i.e. C 6 ¼ 0 dB. Assuming C is i.i.d. with zero-mean, its autocorrelation is given as (1) and (2) can be solved numerically once the channel variation input spectrum S Y (e Àjo ) is known [2] .
Results: We consider a wireless system with 2 GHz carrier frequency, 10 Kbit=s data rate, and 2 kHz PCG rate. We adopt the Jakes' fading model with a normalised maximum Doppler frequency, which ranges from f D T b ¼ 0.0037 (20 km=h) to 0.0185 (100 km=h). We consider a single-path Rayleigh fading channel (i.e. a flat-fading channel) and a two-path Rayleigh fading channel (i.e. a frequency selective fading channel with one tap and equal gain profile) as examples. We assume that a single bit is used to represent the transmitted PCB and that the power control step size D is set to 1 dB. Fig. 2 Analytical and simulation results of s z (dB) for a ¼ 0 Fig. 2 
and PCB error rates of e ¼ 0 and 10%. We observe that the simulation and analytical results show a good match, with a discrepancy of 0.2 dB for a two-path fading channel (path ¼ 2) and a discrepancy of 0.3 dB for a single-path fading channel (path ¼ 1). It is worth noting that the discrepancy gets smaller for the two-path channel, which allows a better Gaussian approximation. Fig. 2 demonstrates that a loop-delay increment of one PCG unit increases the CLPC loop error by 0.4-1.0 dB (The 1 dB increment of power control error standard deviation corresponds to above 30% loss of user capacity [4] ). Furthermore, it is observed that the slope of the standard deviation of the CLPC loop error is larger at lower speeds (e.g. 20-40 km=h) than that observed at higher speeds. Finally, it is interesting to note that the increment of the PCB error rate e from 0 to 10% (see the lines with stars in Fig. 2) does not change the CLPC loop error standard deviation significantly [1] .
In Fig. 3 , we illustrate the power control error standard deviation s Z (dB) for the case of imperfect channel estimation, i.e. a 6 ¼ 0. The PCB error rate is assumed to be 0%, and the loop delay is taken as d ¼ 2, 3. It can be observed from Fig. 3 that the channel estimation error degrades the PC loop performance almost uniformly for an entire range of mobile speeds. Each 10% increase of a increases the standard deviation of the PC loop error by about 0.4 dB for a single-path fading channel and 0.3 dB for a two-path fading channel, respectively. Conclusion: We have investigated CLPC performance for CDMA systems over Rayleigh fading channels, considering several non-ideal conditions such as the channel estimation error, PCB error, and multiple PCG delays. Our analytical approach can be used instead of the MonteCarlo simulation, which typically requires a heavy computational load. 
